INTRODUCTION
In the performance of a CCD the most important factor is the CTI (charge transfer inefficiency), which reflects the ability of the device to maintain the integrity of the charge as they travel through the device. In this paper four factors have been considered and their effect on the functioning of the SCCD has been analyzed.
The factors considered here are: the interface states, feed forward due to barrier modulation, surface potential fluctuations, and the avalanche multiplication in a CCD. A computer program has also been developed to analyze the performance of a CCD. The computer program and the result listing is attached at Appx A.
The factor analyzed are the CTI due to interface states, edge effect, feed forward, and the variable transfer time. The minimum frequency limit imposed due to dark current is also calculated in the program. The various losses involved with the above phenomena have also been calculated in the program. The reduction of the diffusion constant as a result of surface potential fluctuations is also calculated.
CHARGE TRANSFER INEFFICIENCY DUE TO SURFACE STATES
The free charge transfer model predicts a very small transfer inefficiency for relatively low clock frequencies. In fact, according to the model, an arbitrarily high transfer efficiency can be obtained simply by reducing the clock frequency, thereby allowing enough time for the carriers to transfer to the next electrode. The experimentally-measured values of the transfer efficiency on early devices, however, 33 showed that transfer efficiency greater than 99.9% were extremely difficult to obtain even at low frequencies. The reason for this limit is the trapping of signal carriers at the surface states. The interaction of the signal carriers with the surface states, therefore, is the most important aspect of charge coupled devices from a practical point of view.
In a CCD such as shown in Fig. 1 , the signal electrons are stored at the interface under an electrode. Some of the electrons will then make a transition from the conduction band to the surface states that are lower in energy and will be trapped there. Since the MOS capacitor is in deep depletion, there are no free holes that can recombine with the trapped electrons. When the remainder of the electrons in the conduction band are transferred to the next electrode, the surface states start to emit electrons to the conduction band. If the emission occurs while the surface potential profile is still moving the charge to the next electrode, the emitted electrons will join the remainder of the electrons and will not cause transfer inefficiency. If an electron is emitted from the surface state to the conduction band when the surface potential profile is no longer pushing to the next electrode, the electron cannot join the main charge packet and will cause transfer inefficiency. If no signal charge packet is directly following the main charge packet, the surface state will continue to emit the trapped electrons until a new charge packet comes along. The new charge packet will then fill up all the empty surface states. The number of electrons required to fill the surface states is a monotonically increasing function of the time interval between the two charge packets. These electrons are coming from the new charge packet and some of the trapped electrons cannot join the new charge packet because they are emitted too late. Therefore, the amount of charge lost due to the surface-state trapping depends on the number of empty charge packets even at a constant clock frequency. This The capture and emission process of electrons can now be described.
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BASIC CONCEPTS OF BARRIER MODULATION
In a CCD, the charge packets are separated by the barriers, which are either inherent in the structure or are created by suitable clocking of gate electrodes (4).
The exact shape of barriers is a function of charges contained in the wells. To illustrate the point, let us consider three different situations for a 3-phase CCD shown in Fig. 3 . The instant for which the surface potentials are shown is when two adjacent electrodes are ON and the barrier is provided by the third electrode.
The three situations are:
1) The wells on both sides of the barrier contain equal charges as shown in Fig.   3a . The barrier will be symmetrical about the midpoint.
2) The left well contains more charge than the right well as shown in Fig. 3b .
The barrier is no longer symmetrical and the location of the peak of the barrier would shift towards the left. This is because the surface potential on the left of the barrier is lower in magnitude than the surface potential on the right.
3) The right well contains more charge than the left well as shown in Fig. 3b .
The location of the peak of the barrier would shift towards the right.
Barrier
Left well R ight well Let us consider a carrier emitted by an interface state located in the barrier region. If the carrier is emitted from a region away from the peak barrier location, it would drift to the side well because of the large electric field present there. But if it is emitted from near the peak barrier location, where the electric field is small, its motion will be determined by the electric field as well as thermal diffusion. Due to thermal diffusion some of the carriers emitted from the right side of the barrier peak can join the left well and some of those emitted from the left side can join the right well. If the potential is symmetrical near the peak barrier and the emission rates on both sides of the barrier are equal, then we can expect that the number of those carriers emitted from the left side of the peak barrier location that will join the right well will be equal to the number of carriers emitted from the right side that will join the left well. So the net charges that will join each side well will be equal to those emitted from the same side of the peak barrier location.
The above analysis implies that both the wells in situation 1, Fig. 3a will collect equal charges. However, in situation 2 and 3, the asymmetry of the barrier will result in the collection of more emitted charges by the well, containing lesser charge as compared to situation 1. To calculate the excess charge collection, the exact shape of barrier potential for the different situations will have to be computed. A comparison of the results will give the shift X (Fig. 3 ) in the location of the peak barrier potential. The amount of shift Xs would give an idea about the excess charge.
Let the peak barrier be at X X0 when the wells on each side of the barrier contain ZERO (FZ) charges. To a first order approximation, the electric field E(x) near X0 may be approximated by the first term in the Taylor series expansion. (21) gives a good quantitative picture of the barrier modulation phenomenon and indicates that the shift is inversely proportional to the electric field gradient at the peak of the barrier, and is proportional to the signal charge.
Again from the Fig. 3 we can see that when the shift is towards left (Fig. 3b) 80% . This implies that a ZERO which is following a ONE, will collect excess charge from this shift region, compared to the case when it is following a ZERO. Similarly, a ZERO that is followed by a ONE will collect more charge than the case when it is followed by a ZERO. The former effect will give rise to an effective feed backward and latter will result in feed forward.
CALCULATION OF THE FEED FORWARD CHARGE
Consider the 4-phase push operation of the CCD. The clock-waveforms are shown in Fig. 4 . The surface potentials at various instance of time are shown in Fig. 5 (Fig. 5c ). Let the shift be Xsp.
2) t Tt to Tt / toll, when the peak barrier is under b2, and b2 is the left barrier electrode and tk3 is turning off (Fig. 5d). 3) t Tt + toe to 2Tt, when the peak barrier is under (])2 and it is the left barrier electrode (Fig. 5e) Fig.   6a,b,c,d . We shall refer to them as case 1, 2, 3 and 4 respectively. Let (sL and (sr be the nominal surface potentials (magnitude) beneath the left and the right barrier electrodes respectively. In cases 1 and 2 ( Fig. 6a and 6b) (Fig. 6c) is usually formed for a p-channel device. However, in case of an n channel device with wide inter-electrode gaps, a local well can be formed (Fig. 6d ).
Let us consider the barrier modulation for the four different cases mentioned above. Due to barrier modulation, the CTI will arise because of the shift in the peak barrier due to the presence of signal charge in the well on the right of the barrier (Fig. 6c) . This is in contrast to the feed forward, which arises because of the shift in the peak barrier modulation due to signal charge in the well on the left of the barrier.
Case 1
The peak barrier location is under the right barrier electrode as shown in Fig. 7a 
Case 2 The peak barrier location is under the left barrier electrode and is far off from the signal charge (Fig. 7b) , and the electric field decreases very rapidly with distance.
Thus, the contribution to CTI would also be negligible.
Case 3
The peak barrier is under the inter-electrode gap (Fig. 7c) and the contribution to CTI due to barrier modulation in this case would be similar to the contribution to feed forward, which has been described earlier.
Case 4
This contribution would be similar to Case [8] . Let us consider this in detail.
Due to the formation of small wells under an electrode because of surface potential fluctuation (Fig. 8) (Fig. 9) . Let The dash-dot line in Fig. 9 
AVALANCHE MULTIPLICATION IN CHARGE COUPLED DEVICE
Avalanche multiplication in semiconductor devices is a well known phenomena [11, 12] . This occurs when carriers pass through an electric field of the order of 105 V/cm. Due to the high electric field, the carriers attain sufficient energy to generate hole-electron pairs. The high energy carriers are called hot carriers. The generated carriers add to the signal charge, and hence give rise to effective carrier multiplication.
In charge coupled devices, application of a voltage of the order of 10V between the-closely-spaced electrodes results in a maximum electric field of the order of 105 to 2 105 V/cm beneath the interelectrode gaps. This high electric field can result in a number of phenomena in CCD, such as carrier velocity saturation, [11] [12] [13] , lower probability for a carrier to get trapped in an empty interface state and high emission probability for the trapped charges [11] , reduced charge handling capacity [14] , and avalanche multiplication (impact ionization) [11, 12] .
Hess & Sah [11, 12] clocking a 4-phase CCD [4] . The presence of a barrier gives rise to a large electric field, which is typically concentrated within about 1/m around the inter-electrode gap [15] . For a sufficiently larger barrier height (Dh (Fig. lc) , a large electric field of the order of 10 V/cm may be present over a distance 'd' of 1/m, and this can cause generation of hole-electron pairs due to impact ionization when a carrier falls down this barrier and becomes hot. In an n-channel device, the generated electrons will add to the signal packet and the generated holes will tend to drift towards the bulk semiconductor and contribute to the substrate current. The generated electrons and the signal electrons can again acquire sufficient energy and generate more hole-electron pairs, thereby causing an effective multiplication of the signal charge. The generated holes will be subjected to two electric fields: the field along the surface will tend to move them towards the barrier (-x direction) and the field in the y direction will result in their drifting towards the bulk semiconductor (see Fig. lc) . If the electric field in the x direction is large compared to that in the y direction, the holes will tend to remain in the high electric field region for a longer duration and can also cause further ionization. However, we will neglect the effect of generated holes since the ionization rate of holes is typically less than that of electrons by a factor of 5 to 10. So we assume that the multiplication is due to electrons only. It has been observed experimentally that Avalanche multiplication results in an increase of charge at the output, and this has been measured. In an overlapping gate CCD, it has been observed to occur at 8 V, which is not very high. Because of the fact that avalanche multiplication has been observed to occur at a much lower voltage than the oxide breakdown voltage, the upper limit to the amplitude of clock voltages that can be applied to a CCD is likely to be determined by this avalanche multiplication mechanism rather than oxide breakdown criterion. For CCD structures that have wide gaps, the avalanche multiplication is expected to occur at higher amplitude levels because the peak value of electric field present in the interelectrode gap region is lower than that for an overlapping gate structure. Generally in a 3-or 4-phase CCD operated with push clocks, the rise and fall times of the clock pulses are not less than a few tens of a nanosecond. Under these conditions, the bulk of the free charge can quickly equilibrate, and no avalanche multiplication is expected in the initial stage of charge transfer. But the last fraction of free charge and charge emitted from the interface states can get multiplied due to a high electric field that they would encounter near the inter-electrode gaps when the transferring electrode has been turned off.
In 2-phase operation, the free charge can experience avalanche multiplication even for small h of the order of 4-5 V.
Consider Fig. 10 Let us consider the charge transfer process when charge enters (4 from b2 across t3 electrode (Fig. 11) .
Abo is the barrier height for no charge in b4. With charge entering q4, the surface potential difference A decreases, leading to a reduction in the gain factor g(Ath). 
